Abstract-The building blocks of a 0.5-V receiver, including a receiver front-end and a low-pass filter (LPF), are fabricated using 0.18-m CMOS technology. At 5.6 GHz, the receiver front-end achieves a voltage gain of 17.1 dB and a noise figure of 8.7 dB, while dissipating at 19.4 mW. The fifth-order low-pass Chebyshev filter achieves a corner frequency of 2.6 MHz and an input-referred noise of 28.5 nV/sqrt (Hz) at 6.8 mW. The receiver front-end is further integrated with the LPFs to form a highly integrated receiver subsystem at ultra-low voltage.
I. INTRODUCTION
L ATELY, CMOS technology has become very popular in the field of analog integrated circuits. Gate length shrinkage has caused transistor cutoff frequencies to rise to tens of gigahertz. This improvement favors the designs of CMOS circuit at high frequencies; meanwhile, manufacturers provide complete device libraries along with reliable high-frequency models. As CMOS RF gradually enters the mainstream of solid-state circuit design, the degree of integration of single-chip systems is effectively improved. However, to prevent transistors from fatal damage, the low voltage operation of circuits fabricated using modern CMOS technologies is crucial. RF/analog circuit designers definitely have to face serious challenges. This issue has drawn attention for a long time and many studies have focused on the low-voltage operation of RF/analog circuits [1] - [6] . These studies have successfully demonstrated the validity of using CMOS technology to implement ultra-low-voltage single-chip systems, encouraging the application of proposed techniques to other circuit topologies.
This study is concerned with the design of a 0.5-V subharmonic local oscillator (LO) pumped direct-conversion receiver for 5-GHz band wireless applications. Although the receiver H.-C. Chen is with the Department of Electrical Engineering, National Taiwan University of Science and Technology, Taipei 10617, Taiwan.
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H. architecture has been demonstrated elsewhere [7] , operating a system at 0.5 V is very challenging. Therefore, the receiver front-end developed elsewhere is newly modified herein to cope with ultra-low supply voltage. Based on leapfrog topology, a fifth-order low-pass Chebyshev filter is implemented with lowvoltage operational transconductance amplifiers (OTAs), which employ standard transistors whose threshold voltage is reduced by forward-biasing the n-MOSFET bodies as performed elsewhere [4] , [5] . Of priority concern is to increase the OTA unitygain frequency, thus facilitating the use of the low-pass filter (LPF) in a broadband access system. The LPF is then incorporated with the RF front-end to demonstrate a highly integrated ultra-low-voltage receiver subsystem. The remainder of this paper is organized as follows. Section II describes the receiver subsystem architecture. Section III discusses the circuit design of each building block. Section IV presents experimental results. Section V briefly summarizes the results of this study, along with recommendations for future research. Fig. 1 shows a block diagram of a receiver subsystem based on subharmonic-LO pumped architecture. This receiver subsystem has a low-noise amplifier (LNA), a quadrature coupler (QC), a pair of subharmonic-LO pumped mixers (SHMs) and LPFs. The received signal is amplified by the single-ended LNA and then split into I/Q branches by the QC, which is a lump alternative to the 3-dB directional coupler [7] . On-chip transformers with stacked structures are designed to perform single-to-differential conversion in RF/LO paths and must be treated as components of impedance matching networks. Resistor-capacitor poly-phase shifters are adopted to generate the required LO signals of the doubly balanced SHMs. Fig. 2 schematically depicts all of the RF building blocks, including the LNA, the directional coupler, and the SHMs [7] , where all of the active devices are low-threshold-voltage MOSFETs, and each circuit can thus function well at ultra-low voltage. To prevent re-radiation, an LC-folded cascode configuration was utilized to obtain favorable reverse isolation without increasing the number of stacked transistors in the LNA. Additionally, a low-gain mode can be easily switched on by simply turning off the common-gate PMOS. As presented in Fig. 2 , the LC-folded-cascode configuration is also incorporated into the SHM to achieve low-voltage operation and high LO self-mixing rejection. For direct conversion receivers, dc-offset at the mixer output is always a concern since it may cause considerable signal-to-noise ratio (SNR) degradation. However, using analog/digital calibration techniques to cancel dc offset that is induced by LO self-mixing is difficult because such an offset is dynamic. Therefore, SHM topology is adopted to eliminate the similarity between the frequencies of RF and LO in conventional direct-conversion receivers. Moreover, when an extra low-resistance path for out-of-resonance signals is offered, the bandpass characteristic of the LC-folded-cascode configuration favors an SHM more than does a conventional mixer in terms of LO-to-RF isolation, which makes the proposed SHM highly suited to direct-conversion receivers. To prevent an increase in system complexity and power consumption, the directional coupler was designed for IQ generation in the RF signal path, in preference to the use of octet-phase generation in sub-harmonically pumped LO signals to achieve I/Q receiver outputs. Fig. 2 presents the lump equivalent circuit of the directional coupler. The main elements of the coupler are two interleaved inductors, which provide the required inductance and capacitance to support a compact design.
II. RECEIVER ARCHITECTURE

III. CIRCUIT DESIGN
A. Receiver Front-End
B. LPF
A fifth-order low-pass Chebyshev filter is designed on the basis of leap-frog topology, as shown in Fig. 3 . This LPF is constructed from ultra-low-voltage OTAs. Fig. 4 schematically depicts the OTA. Low threshold-voltage transistors are not used; instead, the bodies of the n-MOSFETs are forward biased to reduce the threshold voltage, while a low biasing level (0.1 V) is applied to bias the bodies of p-MOSFETs for the same purpose. Initially, a two-stage OTA topology proposed elsewhere [4] was adopted, but it was later modified, as shown in Fig. 4 . In this study, the forward-biased nMOS-bodies of the OTA 1st stage are separated from bodies of the OTA second stage. The reason for this modification will be explained later.
The ultra-low supply voltage limits the use of traditional biasing methods, and therefore, active feedback loops are required to apply stable body biases to the OTAs. First, an inverter with a fixed switching threshold of 0.25 V is designed; it serves as an error amplifier (or voltage comparator) in the feedback loops [4] . The inverter output reflects the difference between the input voltage and the 0.25-V switching threshold. To achieve a fixed switching threshold of 0.25 V, a Vamp, which is a voltage generated by the circuit block shown in Fig. 5 , is applied to the nMOS bodies in the inverters. Through a negative feedback loop formed from three identical inverters, the switching threshold is accurately set to 0.25 V. When other replica inverters are biased with this Vamp, they also act like error amplifiers with a switching threshold of 0.25 V.
The biasing circuit for nMOS bodies in the OTA is formed from a feedback loop, presented elsewhere [4] , as shown in Fig. 6 , in which an external 0.4-V reference voltage is applied to a replica OTA as an input common-mode voltage. The biasing circuit is based on a master-slave architecture, where the bias condition of the master circuit (the replica OTA) is effectively controlled by the negative feedback loop, which is shown in Fig. 6 . The nMOS bodies of the OTA are then biased at the nMOS body bias voltage of the replica OTA. Theoretically, the output dc common-mode voltage of the original OTA (slave circuit) is set to the desired value (0.25 V) if the two OTAs match each other [4] .
Careful consideration of the biasing circuit reveals the existence of a positive feedback loop, as illustrated by Fig. 7 . A small increase in the body bias may reduce the output dc common-mode voltage of the OTA first stage and increase the output dc common-mode voltage of the OTA second stage, increasing the body bias. Although the output dc common-mode voltage of the OTA can be set to the desired value using the negative feedback loop that is shown in Fig. 5 , the inadequate dc common-mode voltage at the output of the first stage can cause the OTA to malfunction.
In this study, the nMOS body biases in the first and second stages are separated, as shown in Fig. 8 , to prevent the OTA from the previously described malfunction. Fig. 9(a) and (b) displays biasing circuits of nMOS bodies in the first stage and the second stage, respectively. Similarly, negative feedback loops are adopted to set the output dc common-mode voltage to the desired value for the first stage (0.4 V) and the second stage (0.25 V). According to the simulation results, the OTA exhibits a dc gain of 72 dB, a unity gain frequency of 140 MHz, and a phase margin of 61 at a power consumption of 1.0 mW.
IV. EXPERIMENTAL RESULTS AND DISCUSSION
All of the described RF/analog circuits are fabricated using UMC 0.18-m CMOS technology. Fig. 10 presents a chip photograph of the receiver subsystem.
The receiver front-end was tested on-wafer. Dissipating 19.4 mW from a 0.5-V voltage supply, the RF front-end has a voltage gain of 17.1 dB and a third-order intermodulation intercept point (IIP3) of 17.9 dBm at 5.6 GHz. Fig. 11 plots the measured and simulated input return loss curves, where the achieved is less than 10 dB over the band of interest. Comprising Metal-6 and Metal-5, a wide metal line with a length of 400 m and a thickness of 2.6 m was used as the source inductor of the LNA and the electromagnetic (EM) simulation revealed its inductance to be 0.2 nH. However, the measured input impedance has a smaller real part (40.3 ) than the simulation result (50.2 ), indicating that the source inductor may be underestimated.
During the measurement of I/Q imbalances at the baseband outputs of the mixers, the frequency of output baseband signals was set to 100 kHz, and 36-in Astrolab coaxial test cables, supporting up to 26.5 GHz, were used to enable the losses and phase shifts due to the cables or connectors to be minimized without additional calibration. Therefore, the accuracy of measurement depends entirely on the magnitude and phase stabilities of the cables, which are 0.2 dB and 0.0001 , respectively. Fig. 12 plots the measured and simulated I/Q imbalances from 4.9 to 5.9 GHz, and where the variations in the gain and phase errors are less than 0.8 dB and 0.7 within a frequency band from 5.5 to 5.8 GHz.
The QC was designed with a characteristic impedance of 50 . Therefore, if the port terminations of the QC are not 50 , then I/Q imbalances may occur. Additionally, complex impedances cause unwanted phase shifts and severer phase imbalances. As shown in Fig. 12(a) , the simulated and measured phase imbalances at frequencies of below 5.4 GHz are attributed to the imperfect impedance matching between the QC and its succeeding transformers over the band. The differences between the simulated and measured results are caused mainly by the inaccuracy of the device model. Since the phase imbalances are very sensitive to complex port impedances, the discrepancies between the measured and simulated phases [see Fig. 12(a) ] exceed those between measured and simulated magnitudes [see Fig. 12(b) ].
The input transistor size (100 m/0.24 m) of the LNA and the SHMs is determined using Lee's power-constrained noise optimization method [8] . Fig. 13 plots the measured and simulated noise figures with RF centered at 5.6 GHz. The circuit was designed using the noise parameters of the 0.18-m mixed-mode CMOS process obtained from the United Microelectronics Corporation (UMC), where only the thermal noise is included. Therefore, the characteristics of the simulated and measured NF curves do not match closely below 1 MHz due to the lack of flicker noise in device modeling. At a baseband frequency of 20 MHz, the simulated and measured spot noise figures are 7.6 and 8.7 dB, respectively. This 1.1-dB discrepancy may result from the inaccuracy in the model of the thermal noise of low threshold-voltage transistors and the underestimated losses of passive elements over the band of interest.
The LPF is tested on a printed-circuit board (PCB). The power consumption of the LPF is 6.8 mW. Fig. 14 plots the measured frequency responses of the LPF, and a corner frequency of 2.6 MHz is observed. As shown in Fig. 3 , the two marked resistors of the LPF are implemented using external resistors. Varying their values from 1 M to 4.7 K enables the LPF to deliver a voltage gain from 0 to 9.7 dB.
In this study, input NMOS transistor sizes of 285 m/0.54 m and 380 m/0.36 m are selected in the first and second stages of the two-stage OTA, respectively. Therefore, the input transistor transconductance ( ) of the two-stage OTA is large enough to achieve low input referred noise and a high gain-bandwidth product. The measured input-referred noise of the LPF is 28.5 nV/sqrt (Hz). The low input-referred noise and the corner frequency of 2.6 MHz indicate that the 0.5-V LPF is suitable for broadband access systems. Table I summarizes the performance of the realized ultra-low-voltage CMOS RF/analog circuits. Table II presents the performance of the 0.5-V receiver front-end and those previously reported elsewhere for comparison. Although the receiver front-end operates at a higher frequency, it has a lower noise figure than in two other studies [3] and [5] . Moreover, it employs LC-folded cascode SHMs to reduce LO self-mixing. The achieved LO-to-RF leakage of 60.3 dBm and LO signal rejection of 43.3 dB yield an input-referred dynamic dc offset of 103.6 dBm, which is below the wireless local area network (WLAN) receiver input noise floor ( 100.9 dBm), when a 20-MHz bandwidth is considered. The 0.5-V receiver subsystem comprising the receiver front-end and the LPFs is also tested on a PCB. Since the bond-wires and metal traces on PCBs affect the input impedance, off-chip surface mount devices (SMDs) were used to obtain 50-impedance matching. Fig. 15 plots the measured frequency response of the 0.5-V receiver subsystem; the corner frequency is 1.6 MHz.
Notably, the 0.5-V receiver subsystem and the circuits in other studies [3] - [5] may suffer from a critical problem. Since supply voltage scaling depends on reducing the threshold voltage, the bodies of MOS transistors are forward biased and some circuits include low threshold-voltage devices, exponentially increasing the leakage current. Even when the transistors are turned off, the current leaks through them and the static power is significantly increased.
V. SUMMARY
This study describes the feasibility of ultra-low-voltage CMOS RF/analog circuits. The OTA design technique proposed in another study [4] was improved by preventing the potential OTA malfunction. The LPF implemented with this newly modified OTA exhibits a low input-referred noise spectral density of 28.5 nV/sqrt (Hz) and a corner frequency of 2.6 MHz. The RF design technique proposed elsewhere [7] is proven to be feasible for use in ultra-low-voltage system-on-chip (SOC) since the presented receiver front-end has a higher frequency, a larger gain, and a lower noise figure than those in earlier studies. A 0.5-V receiver subsystem, comprising the receiver front-end and the LPFs, is demonstrated using 0.18-m CMOS technology.
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